

<u> </u>				<u></u>	***************************************						REV	ISIC	NS													
LTR				-			D	ESCI	RIPTI	ON								C	ATE	(YR-N	1O-DA)	API	PRO	/ED	
			•																							
																							<u> </u>			
REV																						_				
SHEE	T																		_		_					
REV										_	<u> </u>		\vdash				<u> </u>	-		-	┝	_				
SHEE	T	22	-		25	26	27	_	_	 	_	<u> </u>	$\left - \right $				 	-	_	-	-	-			-	
	TATUS HEETS	ŀ	RE				<u> </u>	<u> </u>	\vdash	 	-	7			10	77	12	13	14	15	16	17	18	19	20	21
PMIC			3r	EET		بح	Fre.	3 ED BY	1.	5 -Pi	6 /		8	١	[IU]		12 ENS	E ELI	ECTF	ONIC	cs s	UPP	LY CE			- 1
	NDA MILIT DRAV	AF	ľΥ	D		1	PEROPORT BY MICROCIRCUITS, N-CHANNI PERIPHERAL, MONOLITHIC					ANNE	L M	MOS MULTIFUNCTION												
FOR US	DRAWING E BY AL D AGEN ARTMEN	L DE CIES	PART OF T	MEN HE	TS		25	G AP	L I		ATE				size A				7268 5			59	3962-88506			06
	C N/A			_		HE	/ISIU	N LE	v CL						:	SHE	ET		1		OF		2	7		

SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".





1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	68901-4	Multifunction peripheral (4 mHz)
02	68901-5	Multifunction peripheral (5 mHz)

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
X	D-14 (48-lead, 2.435" x .620" x.225"), dual-in-line package
Y	C=6 (52-terminal, 750" x .750"), square chip carrier package

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

Supply voltage:	_
VCC	4.75 V dc to 5.25 V dc
VSS	
High level input voltage (logic inputs)(VIH)	2.0 V to VCC
Low level input voltage (logic inputs)(V_{IL})	GND to 0.8 V dc
Minimum high level output voltage	2.4 V dc
Maximum low level output voltage	0.5 Y dc
Frequency of operation:	
Device type 01	1.0 to 4.0 MHz
Device type 02	1.0 to 5.0 MHz
Case operating temperature range (T _C)	-55°C to +125°C

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-88506	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET	2

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-88506
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 3

Test	Symbol	Conditions	Group A		imits	Unit
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	subgroups	Min	Max	
Power supply current outputs open	Icc	V _{CC} = 5,25 V	1,2,3	1	180	mA
Low level output voltage (except DTACK)	v _{oL}	I _{OL} = 2.0 mA, V _{CC} = 4.75 V	1,2,3		0.5	٧
High level output voltage (except DTACK) -	V _{ОН}	$I_{OH} = -120 \mu A$, $V_{CC} = 4.75 V$	1,2,3	2.4		y
DTACK output source current	IOH	Y _{OUT} = 2.4 Y	1,2,3		- 400	μА
DTACK output sink current	IOL	Y _{OUT} = 0.5 Y	1,2,3		5.3	mA
Input leakage current	I _{IM}	V _{IN} = 0 to 5.25 V	1,2,3	-10	+10	 μΑ
Three-state output current in float	ILOH	V _{OUT} = 2.4 to V _{CC}	1,2,3	ĺ	+10	μА
Three-state output current in float	ILOL	V _{OUT} = 0.5 V	1,2,3		-10	μА
High level input voltage (all inputs)	AIH		1,2,3	2.0	V _{CÇ} 0.3	γ.
Low level input voltage (all inputs)	VIL		1,2,3	-0.3	0.8	i v
Input capacitance	CIN	See 4.3.1c	4	· · · · · · · · · · · · · · · · · · ·	10	 pF
Three-state output capacitance	COUT	See 4.3.1c	4		10	pF
Functional tests		See 4.3.1d	7,8			

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-88506	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET	4

Test	Symbol	Conditions 1/	Refer-	Group A		Lim	its		∐Unit
		$-55^{\circ}C \leq T_C < +125^{\circ}C$ $V_{CC} = 5 \text{ V } \pm 5\%$ unless otherwise specified	ence number	subgroups 		 Max MHz	 Min 5.0	Max MHz	
CS, DS width high	tswH	2/	1	9,10,11	50		35		ns
R/W, A ₁ -A ₅ valid to falling CS (setup)	tRASL		2	9,10,11	0		0	 	l ns
Data valid prior to - falling CLK	 tovcl		3	9,10,11	0		0		ns
CS, TACK valid prior to falling CLK (setup)	tsvcl	3/	4	9,10,11	 50 		45		l ns
CLK low to DTACK low	tCLDL		5	9,10,11		220		180	ns
CS, DS or TACK high to DTACK high	t _{SHDH}	4/	6	9,10,11	 	60		55	ns
CS, DS or TACK high to DTACK three-state	tshoz		7	9,10,11		100		95	ns
DTACK low to data · invalid (hold time)	t _{DLDI}		8	9,10,11	 0		0		ns
CS, US or TACK high to data three state	t _{SHDZ}	4/	9	9,10,11		100		100	ns
CS or DS high to R/W A ₁ -A ₅ invalid (hold time)	t _{SHRAZ}	-	10	9,10,11	0		0	-	ns
Data valid from CS low	t _{DVSL}	3/ <u>5</u> /	11	9,10,11		310	1	260	πs
Read data valid to DTACK low (setup time)	t _{RDVDL}		12	9,10,11	50		50		ns
DTACK low to DS, CS or TACK high (hold time)	^t DLSH		13	9,10,11	0	1	0		ns
IEI low to falling CLK (setup time)	tILCL		14	9,10,11	50		50		ns
IEO valid from CLK low (delay)	t _{IVCL}	4/	15	9,10,11		180		180	ns
Data valid from CLK low (delay)	^t DAVCL		16	9,10,11		300		300	ns

See footmotes at end of table.

STANDA	RDIZED
MILITARY	DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-8	38506	
	REVISION LEVE		SHEET	

5

Test	Symbol	Co	onditions 1/		Group A	ļ	Liı	mits	,	Unit
		i uni es	onditions $1/$ $\leq T_{C} < +125^{\circ}C$ $= 5 \text{ V } \pm 5\%$ is otherwise ified	ence number 	subgroups 	İ	İ	 Min 5.0	1	
IEO invalid from IACK high (delay)	t _{IIIH}			17	9,10,11		150		150	ns
DTACK low from CLK high (delay)	t _D LCH			18	9,10,11		180		165	ns
IEO valid from IEI low (delay)	tIVIL	4/		19	9,10,11		100		100	ns
Data valid from IEI low (delay)	t _{DAVIL}			20	9,10,11		220	! 	220	ns
CLK cycle time	 tcT 			21.	9,10,11	250	 1000 	200	1000	l l ns
CLK width low	t _{CL}	4/		22	9,10,11	110] 	90	 	ns
CLK width high	t _{CH}	6/		23	9,10,11	110	 	90	i 	ns
CS, IACK inactive to rising CLK (setup)	tSICL	<u>2</u> /	<u>7</u> /	24	9,10,11	100		80		ns
I/O minimum active pulse width	t _{IOAW}			25	9,10,11	100	 ^	100		ns
TACK width high	i itiwh	<u>6</u> /		 26 	9,10,11	2	! ! !	2] 	tCLK
I/O data valid from rising CS or DS	 t _{IDVSL} 			 27 	9,10,11		450	 	450	l ns
Receiver ready delay from rising RC	t _{rrcl}			28	9,10,11		600		600	ns
Transmitter ready delay from rising TC	t _{TRCL}			29	9,10,11		600	 	600	ns-
Timer output low from rising edge of CS, DS	tTLSH	<u>8</u> /		30	9,10,11		450		450	ns
t _{OUT} valid from internal timeout	tyIT	<u>6</u> /		31	9,10,11		2 t _{CL K} +300	! 	2 t _{CLK} +300	ns
Timer CLK low time	tTCL			32	9,10,11	110	 	90	1	l ns
See footnotes at end of	table.	A	10 10 10 10 10 10 10 10 10 10 10 10 10 1	•						
STANDARDI	_		SIZE A			5962	-8850	6		
MILITARY DRA		MER		REVISION	LEVEL		SHE			

	-55 C	onditions 1/ Refer		Refer- Group A		Limits			
	unles	$< T_C < +125^{\circ}C$ = 5 V ±5% is otherwise	ence number	subgroups 	 Min 4.0	 Max MHz	 Min 5.0	 Max MHz	
тсн			33	9,10,11	1 110	 	90	 	ns
tTCC			34	9,10,11	250	1000	200	1000	l ns
t _{RL}			35	9,10,11	2		1.8	i i	l μs
toili			36	9,10,11		380		380	ns
tTTCL			37	9,10,11		550	 -	550	ns
t _{RICL}			38	9,10,11	1	800		800	ns
tRIRCL			39	9,10,11		800	 	800	ns
tSRCL			40	9,10,11	80		70	 	ns
tohrl			41	9,10,11	350	! 	325		ns
totcl			42	9,10,11		440	1	420	ns
TACL			43	9,10,11	500		450		ns
t _{TACH}			44	9,10,11	500	1	450		ns
TACC			45	9,10,11	1.05		0.95		μs
tRCL			46	9,10,11	500		450		ns
IZED		SIZE	······································						
		A			5962				
	tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl	tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl tricl	tricl tricl	true	tRL 35 9,10,11 tDILI 36 9,10,11 tTTCL 37 9,10,11 tRICL 38 9,10,11 tRIRCL 39 9,10,11 tDHRL 40 9,10,11 tDTCL 42 9,10,11 tTACL 43 9,10,11 tTACL 44 9,10,11 tTACL 45 9,10,11 tTACC 45 9,10,11 tRCL 46 9,10,11 AWING A REVISION LEVEL	tRL 35 9,10,11 2 tDILI 36 9,10,11 37 tTTCL 37 9,10,11 38 tRICL 38 9,10,11 39 tRIRCL 39 9,10,11 80 tOHRL 41 9,10,11 80 tOHRL 41 9,10,11 350 tTACL 42 9,10,11 500 tTACL 43 9,10,11 500 tTACL 44 9,10,11 500 tTACL 45 9,10,11 1.05 tRCL 46 9,10,11 500 AZED A 5962 AWING 5962 SUPPLY CENTER REVISION LEVEL	true 1	true	trace

Test	Symbol	Conditions 1/	Refer-		Limits				! ∐Unit
	 	-55°C < T _C < +125°C V _{CC} = 5 V ±5% unless otherwise specified	ence number	subgroups 	I	Max MHz	 Min 5.0	Max MHz	
Receiver CLK high time	tRCH		 47 	9,10,11	500	 	450	 	l l ns
Receiver CLK cycle time	tRCC		48	9,10,11	1.05		0.95		lμs
CS, TACK, DS width low	tswL	<u>6</u> /	49	9,10,11		80	 	80	t _{CL}
Serial output data valid from falling edge TC (÷16)	†DATCL		 50 	9,10,11	 	 490 	 	370 	ns
1/ See figures 3 and 4.	•								
2/ CS is latched interr	nally, the	refore if reference numb	ers 1 and	d 24 are me rrent bus c	et, the	en CS The	may new	be bus cy	ycle

- data bus remain three-stated.
- Although CS and DTACK are synchronized with the clock, the data out during a read cycle is asynchronous to the clock, relying only on $\overline{\text{CS}}$ for timing.
- t_{CLK} refers to the clock applied to the MFP CLK input pin. t_{CLK} refers to the timer clock signal, regardless of whether that signal comes from the XTAL1/XTAL2 crystal clock inputs or the TAI or TBI timer inputs.
- If this setup time is met (for consecutive cycles), the minimum hold-off time of one clock cycle will be obtained. If not met, the hold-off will be two clock cycles.
- 8/ Reference number 30 applies to timer outputs TAO and TBO only.

Timer ac characteristics

Error = Indicated time value -actual time value

 $t_{psc} = t_{CLK} \times prescale value$

Internal timer mode:

Single interval error (free running) (see note 1) -

Cumulative internal error - - - - - -

Error between two timer reads -

 $^{\pm}(t_{psc}$ -4 $t_{CLK})$ 2 t_{CLK} + 100 ns to -(t_{psc} + 6 t_{CLK} + Start timer to stop timer error 100 ns)

Start timer to read timer error - - - - - - -

 $\begin{array}{c} 0 \text{ to -(t_{DSC} + 6 t_{CLK} + 400 ns)} \\ -2 t_{CLK} \text{ to -(4 t_{CLK} + 800 ns)} \end{array}$ Start timer to interrupt request error (see note 2)-

STANDARDIZED MILITARY DRAWING

SIZE Α

5962-88506

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

REVISION LEVEL

SHEET

Я

Pulse width measurement mode: Measurement accuracy (see note 3)	2 tCLK to -(tpsc + 4 tCLK) 4 tCLK
Event counter mode: Minimum active time of TAI and TBI Minimum inactive time of TAI and TBI	4 t _{CLK} 4 t _{CLK}

NOTES:

- 1. Error with respect to t_{OUT} or \overline{IRQ} if note 2 is true.
 2. Assuming it is possible for the timer to make an interrupt request immediately.
 3. Error may be cumulative if repetitively performed.
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test. method 1015 of MIL-STD-883.
 - (1) Test condition D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_{\Delta} = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (CIN and COUT measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance.
 - d. Subgroups 7 and 8 shall verify the instruction set. The instruction set forms a part of the vendors' test tape and shall be maintained and available from the approved sources of supply.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-88506	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 9	

Case outline X




FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING	SIZE		5962-88506
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10






FIGURE 1. <u>Terminal connections</u> - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	2-88506	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 11	

Case outline Y


Pin connections

LCC	Func.	LCC	Func.	LCC	Func.
1	NC	19	XTAL1	37	TEO
2	R/W	20	XTAL2	! ! 3 8	TEI
3	A1	21	NC	39	CLK
4	A2	22	TAI	40	GND
5	A3	23	TBI	41	DO
6	A4	24	RESET	42	D1
7	A5	25	10	43	D2
8	TC	26	11	44	03
9	SO	27	12	45	D4
10	SI	28	13	46	D5
11	RC	29	14	47	D6
12	VCC	30	15	48	D7
13	NC	31	16	49	TACK
14	NC	32	17	50	DTACK
15	TAO	33	NC	51	रा ड
16	TBO !	34	TR	52	टड
17	TCO	35	सर		
18	TDO	36	TRO		

NOTE: NC - no connection

FIGURE 1. <u>Terminal connections</u> - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A			5962-88506	6
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REV	ISION LEVEL	SHEET	12



Input and output signals

FIGURE 2. Block diagram.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88506
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SPEET 13



TRQ test load

for all outputs except DTACK

 $C_L = 100 pF$

 $R_L = 20 k\Omega$

 $R_1 = 180\Omega$

for DTACK

C_L = 130 pF

 $R_{L} = 6 k\Omega$

 $R_1 = 470\Omega$

XTALI

Y

XTAL2


Typical output

Y, (Crystal parameters): Parallel resonance, fundamental mode AT cut RS < 1500 (FR = 2.8 - 5.0 MHz): RS $\overline{<}$ 3000 (FR = 2.0 - 2.7 MHz)
CL = 18 pF; CM = 0.02 pF; Ch = 5 pF; LM = 96 mH FR (typ) = 2.4576 MHz

MFP external oscillator components

FIGURE 3. Test circuits.

STANDARDIZED MILITARY DRAWING	SIZE A				5962-88506	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		-	REVISION LEVEL	•	SHEET	14




Read cycle

NOTE: Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V unless otherwise noted.

FIGURE 4. Switching waveforms.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88506
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15




NOTE: $\overline{\text{CS}}$ and $\overline{\text{TACK}}$ must be a function of $\overline{\text{DS}}$

Write cycle

FIGURE 4. Switching waveforms - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88506
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16




NOTE:


 \overline{IEO} only goes low \underline{if} no acknowledgeable interrupt is pending. If \overline{IEO} goes low, \overline{DTACK} and the data bus remain in the high-impedance state.

Interrupt acknowledge cycle ($\overline{\text{IEI}}$ low)

FIGURE 4. Switching waveforms - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A		5962-88506	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	,	REVISION LEVEL	SHEET 17	





NOTE: Active edge is assumed to be the rising edge.


Interrupt timing



Port timing

FIGURE 4. Switching waveforms - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A	596	62-88506	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19	



Transmitter timing

FIGURE 4. Switching waveforms - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A			5962	962-88506	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL		SHEET 20	




Receiver timing

FIGURE 4. <u>Switching waveforms</u> - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A			5962-88506	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISIO	N LEVEL	SHEET	21



Timer timing



Reset timing

FIGURE 4. Switching waveforms - Continued.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-88506

REVISION LEVEL
SHEET
22

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	
 Final electrical test parameters (method 5004)	1*,2,3,7,8,9, 10,11
 Group A test requirements (method 5005)	 1,2,3,7,8,9,
 Groups C and D end-point electrical parameters (method 5005)	2,8(125°C only),10

^{*}PDA applies to subgroup 1.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-88506

REVISION LEVEL
SHEET
23

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
 - 6.4 Pin descriptions.

 V_{CC} and GND. These inputs supply power to the CMFP. The V_{CC} is power at +5 V and GND is the ground connection.

Clock (CLK). The clock input is a single-phase TTL-compatible signal used for internal timing. This input should not be gated off at any time and must conform to minimum and maximum pulse width times. The clock is not necessarily the system clock in frequency nor phase.

Asynchronous bus control. Asynchronous data transfers are controlled by chip select, data strobe, read/write, and data transfer acknowledge. The low order register select lines, Al-A5, select an internal CMFP register for a read or write operation. The reset line initializes the CMFP registers and the internal control signals.

Chip Select (\overline{CS}) . This input activates the CMFP for internal register access.

Data Strobe (\overline{DS}) . This input is part of the internal chip select and interrupt acknowledge functions. The CMFP must be located on the lower portion of the 16-bit data bus so that the vector number passed to the processor during an interrupt acknowledge cycle will be located in the low byte of the data word. As a result, \overline{DS} must be connected to the processor's lower data strobe if vectored interrupts are to be used. Note that this forces all registers to be located at odd addresses and latches data on the rising edge for writes. This signal is used as \overline{RD} with an iAPX86 processor type.

Read/Write (R/W). This input defines a data transfer as a read (high) or a write (low) cycle. This signal is used as \overline{WR} with an iAPX86 processor type.

Data Transfer Acknowledge (DTACK). This output signals the completion of the operation phase of a bus cycle to the processor. If the bus cycle is a processor read, the CMFP asserts DTACK to indicate that the information on the data bus is valid. If the bus cycle is a processor to the CMFP, DTACK acknowledges the acceptance of the data by the CMFP. DTACK will be asserted only by an CMFP that has CS or TACK (and TEI) asserted. This signal is not used with a 6800 processor type.

Register Select Bus (Al through A5). The lower five bits of the register select bus select an internal CMFP register during a read or write operation.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-88506	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET	24

Interrupt Enable Out ($\overline{\text{IEO}}$). This output, together with the $\overline{\text{IEI}}$ signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme. The $\overline{\text{IEO}}$ of a particular CMFP signals lower priority devices that neither the CMFP nor any other higher-priority device is requesting interrupt service. When a daisy-chain is implemented, $\overline{\text{IEO}}$ is tied to the next lower priority device's $\overline{\text{IEI}}$ input. The lowest priority device's $\overline{\text{IEO}}$ is not connected. When the daisy-chain option is not implemented, $\overline{\text{IEO}}$ is not connected.

General purpose I/O interrupt lines (10 through 17). This is an 8-bit pin-programmable I/O port with interrupt capability. The data direction register (DDR) individually defines each line as either a high-impedance input or a TTL-complatible output. As an input, each line can generate an interrupt on the user selected transition of the input signal.

Timer control. These lines provide internal timing and auxillary timer control inputs required for certain operating modes. Additionally, the timer outputs are included in this group.

Timer clock (XTAL1 and XTAL2). This input provides the timing signal for the four timers. A crystal can be connected between the timer clock inputs, XTAL1 and XTAL2, or XTAL1 can be driven with a TTL-level clock while XTAL2 is not connected. The following crystal parameters are suggested:

- a. Parallel resonance, fundamental mode AT-cut.
- b. Frequency tolerance measured with 18 picofarads load (0.1 percent accuracy) drive level 10 microwatts.
- c. Shunt capacitance equals 7 picofarads maximum.
- d. Series resistance: 2.0 < f < 2.7 MHz; RS $\leq 300\Omega$ 2.8 < f < 4.0 MHz; RS $\leq 150\Omega$

Timer inputs (TAI and TBI). These inputs are control signals for timers A and B in the pulse width measurement mode and event count mode. These signals generate interrupts at the same priority level as the general purpose I/O interrupt lines 14 and 13, respectively. While 14 and 13 do not have interrupt capability when the timers are operated in the pulse width measurement mode or the event count mode, 14 and 13 may still be used for I/O.

Timer outputs (TAO, TBO, TCO, and TDO). Each timer has an associated output which toggles when its main counter counts through 01 (hexadecimal), regardless of which operational mode is selected. When in the delay mode, the timer output will be a square wave with a period equal to two timer cycles. This output signal may be used to supply the universal synchronous/asynchronous receiver-transmitter (USART) baud rate clocks. Timer outputs TAO and TBO may be cleared at any time by writing a one to the reset location in timer control registers A and B. Also, a device reset forces all timer outputs low.

Data bus (DO through D7). This bidirectional bus is used to receive data from or transmit data to the CMFP's internal registers during a processor read or write cycle. During an interrupt acknowledge cycle, the data bus is used to pass a vector number to the processor. Since the CMFP is an 8-bit peripheral, the CMFP could be located on either the upper or lower portion of the 16-bit data bus (even or odd address). However, during an interrupt acknowledge cycle, the vector number passed to the processor must be located in the low byte of the data word. As a result, D0-D7 of the CMFP must be connected to the low order eight bits of the processor data bus, placing CMFP registers at odd addresses if vectored interrupts are to be used.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-88506	,
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET 25	

Reset (RESET). This input will initialize the CMFP during power-up or in response to a total system reset.

Interrupt control. The interrupt request and interrupt acknowledge signals are handshake lines for a vectored interrupt scheme. Interrupt enable in and the interrupt enable out implement a daisy-chained interrupt structure.

Interrupt Request (\overline{IRQ}) . This output signals the processor that an interrupt is pending from the CMFP. These are 16 interrupt channels that can generate an interrupt request. Clearing the interrupt pending registers (IPRA and IPRB) or clearing the interrupt mask registers (IMRA and IMRB) will cause \overline{IRQ} to be negated. \overline{IRQ} will also be negated as the result of an interrupt acknowledge cycle, unless additional interrupts are pending in the CMFP.

Interrupt Acknowledge (IACK). If both IRQ and IEI are active, the CMFP will begin an interrupt acknowledge cycle when IACK and DS are asserted. The CMFP will supply a unique vector number to the processor which corresponds to the interrupt handler for the particular channel requiring interrupt service. In a daisy-chained interrupt structure, all devices in the chain must have a common IACK.

Interrupt Enable In ($\overline{\text{IEI}}$). This input, together with the $\overline{\text{IEO}}$ signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme. $\overline{\text{IEI}}$ indicates that no higher priority device is requesting interrupt service. So, the highest priority device in the chain should have its $\overline{\text{IEI}}$ pin tied low. During an interrupt acknowledge cycle, an CMFP with a pending interrupt is not allowed to pass a vector number to the processor until its $\overline{\text{IEI}}$ pin $\underline{\text{is}}$ asserted. When the daisy-chain option is not implemented, all CMFPs should have their $\overline{\text{IEI}}$ pin tied low.

Serial I/O control. The full duplex serial channel is implemented by a serial input and output line. The independent receive and transmit sections may be clocked by separate timing signals on the receiver clock input and the transmitter clock input.

Serial Input (SI). This input line is the USART receiver data input. This input is not used in the USART loopback mode.

Serial Output (SO). This output line is the USART transmitter data output. This output is driven high during a device reset.

Receiver Clock (RC). This input controls the serial bit rate of the receiver. This signal may be supplied by the timer output lines or by any external TTL-level clock which meets the minimum and maximum cycle times. This clock is not used in the USART loopback mode.

Transmitter Clock (TC). This input controls the serial bit rate of the transmitter. This signal may be supplied by the timer output lines or by an external TTL-level clock which meets the minimum and maximum cycle times.

DMA control. The USART supports DMA transfers through its receiver ready and transmitter ready status lines.

Receiver Ready (\overline{RR}). This output reflects the receiver buffer full status for DMA operations.

Transmitter Ready (\overline{TR}) . This output reflects the transmitter buffer empty status for DMA operations.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-88506 REVISION LEVEL SHEET 26

6.5 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1</u> /	Replacement
5962-8850601XX	50088	TS68901MCB/C4	
5962-8850601YX	50088	TS68901MEB/C4	
5962-8850602XX	50088	TS68901MCB/C5	
5962-8850602YX	50088	TS68901MEB/C5	

 $\frac{1}{2}$ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number 50088

Vendor name and address

Thomson-Components-Mostek Corporation P.O. Box 169 1310 Electronics Drive Carrollton, TX 75006

STANDARDIZED MILITARY DRAWING

DAYTON, OHIO 45444

DEFENSE ELECTRONICS SUPPLY CENTER

SIZE A

5962-88506

REVISION LEVEL

SHEET

27